

Title of the Invention

Liquid Crystal Display

Background of the Invention

5 1. Field of the Invention

The present invention relates to an active matrix-type liquid crystal display improved in visibility of displayed moving images.

2. Description of the Related Art

10 A liquid crystal display generally performs hold-type drive as described in, for example, the Japanese Patent Publication (unexamined) No. 1997-325715 (paragraph No. 0002). Due to this drive, a phenomenon that a fuzzy image is observed occurs when a moving image is displayed.

15 Therefore several attempts for improving the display in visibility have been proposed such as turning on and off a light source or black display is produced in the display image for a certain period of time.

In the method of producing black display in the display image for a certain period, if black display is inserted each frame, this 20 method has disadvantages such as occurrence of flickers and thinning in amount of image that can be displayed in view of time. In another method of performing scanning at a double speed, a high-speed control signal is required, and circuit arrangement scale becomes large.

In a driving method disclosed in the Japanese Patent Publication 25 (unexamined) No. 2001-166280 (paragraph Nos. 0023 to 0029, Fig. 1), an image display period and a black display period are constant for every line (row). Accordingly the observed image is high in screen uniformity and, furthermore, since it is possible to use a conventional TFT wiring as it is, there is an advantage of suppressing decrease 30 in open area ratio and increase in circuit scale. However, for

achieving this method, in the case where, for example, black data are inputted to a signal line drive circuit to output a black voltage, a very large-scale circuit is required in order to input both data signal and black signal within one horizontal time.

5

Summary of the Invention

The present invention was made to solve the above-discussed problems and has an object of obtaining a liquid crystal display, in which black display is produced in display image for a certain
10 period of time with a simple circuit arrangement utilizing generally known signal line drive IC and selection line signal output IC.

A liquid crystal display according to the invention includes:
a liquid crystal panel having a large number of picture elements arranged at intersections of plural selection lines and data lines;
15 a selection line signal output IC for outputting a selection line signal to the selection lines of the liquid crystal panel; a signal line drive IC for outputting an image write voltage and a black write voltage to the data line of the liquid crystal panel; and a reference voltage generator circuit, which is arranged so as to generate a
20 reference voltage including an image display voltage for outputting an image write voltage and a black display voltage for outputting a black write voltage, switches over the reference voltage either to the mentioned image display voltage or to the mentioned black display voltage, and supplies the reference voltage to the signal
25 linedrive IC. In this liquid crystal display, switching the reference voltage is performed so that an image display period for supplying the mentioned image display voltage and a black display period for supplying the black display voltage are contained in one horizontal period, and the switching the reference voltage is synchronized with
30 change in selection line signals of lines (rows) in which an image

is written and lines (rows) in which black is written.

As a result, black display is produced in the display image for a certain period of time with a simple circuit arrangement in which a general signal line drive IC and a selection line signal
5 output IC are used. Thus it is possible to obtain an image of high screen uniformity.

Brief Description of the Drawings

Fig. 1 is a block diagram showing a liquid crystal display
10 according to Embodiment 1 of the present invention.

Fig. 2 is a timing chart of each signal of the liquid crystal display according to Embodiment 1 of the invention.

Fig. 3 is a circuit diagram showing a reference voltage generator circuit of a normally white liquid crystal display according to
15 Embodiment 1 of the invention.

Fig. 4 is a circuit diagram showing a reference voltage generator circuit of a normally black liquid crystal display according to Embodiment 1 of the invention.

Fig. 5 is a circuit diagram showing a reference voltage generator
20 circuit in which a switching part of the normally white liquid crystal display according to Embodiment 1 of the invention is comprised of a transistor.

Fig. 6 is a diagram showing a circuit for generating an output valid signal of a selection line signal output IC of the liquid crystal
25 display according to Embodiment 1 of the invention.

Fig. 7 is a graphic diagram showing display effect of the liquid crystal display according to Embodiment 1 of the invention.

Fig. 8 is a timing chart showing a case where the display is switched from black display to image display or from image display
30 to black display during data loading period of the liquid crystal

display according to Embodiment 1 of the invention.

Fig. 9 is a timing chart showing a case where delay in transmission of the selection line signal of the liquid crystal display according to Embodiment 1 of the invention is taken into consideration.

5 Fig. 10 is a schematic diagram to explain interlace-drive of a general liquid crystal display.

Fig. 11 is a circuit diagram showing a reference voltage generator circuit of a normally black liquid crystal display according to Embodiment 2 of the invention.

10 Fig. 12 is a timing chart of each signal of the liquid crystal display according to Embodiment 2 of the invention.

Description of the Preferred Embodiments

Embodiment 1.

15 Fig. 1 is a block diagram showing a liquid crystal display according to Embodiment 1 of the invention.

Referring to Fig. 1, the liquid crystal display has nH picture elements 100 arranged in horizontal direction and nV picture elements in vertical direction. Each picture element is connected to one selection line 101 and one data line 102. In general, the data line 20 102 is connected to plural signal line drive ICs 200, and the signal line drive ICs 200 are driven by an image data signal 400, a horizontal clock 401, an output latch pulse 402, other control signal 403, and plural reference voltages 300. The reference voltages 300 are 25 outputted from a reference voltage generator circuit 301 that switches a voltage to an image display voltage or to a black display voltage in accordance with a black voltage selection signal 404. Each selection line 101 is connected to a selection line signal output ICs 202, 203, or 204, and each selection line signal output IC outputs 30 signals to nG selection lines. A selection line clock signal 500

is inputted to the selection line signal output ICs 202, 203 and 204, and a selection line start pulse 501 is inputted to the selection line signal output IC 202. The selection line start pulse 501 is cascade-connected so as to be inputted to the next selection line signal output IC 203. Selection line control signals 502, 503 and 504 are independently inputted to the selection line signal output ICs 202, 203 and 204 respectively.

Fig. 2 is a timing chart of each signal of the liquid crystal display according to Embodiment 1 of the invention.

Fig. 3 is a circuit diagram showing a reference voltage generator circuit of a normally white liquid crystal display according to Embodiment 1.

Referring to Fig. 3, the circuit is comprised of resistors connected in series, and resistance value of the resistors is changed by switching elements connected in series or in parallel to the resistors. V0 indicates a voltage of positive polarity black, V7 indicates a voltage of positive polarity white, V8 indicates a voltage of negative polarity white, and V15 indicates a voltage of negative polarity black.

Fig. 4 is a circuit diagram showing a reference voltage generator circuit of a normally black liquid crystal display according to Embodiment 1 of the invention.

Referring to Fig. 4, the circuit is comprised of resistors connected in series, and resistance values of the resistors are changed by switching elements connected in series or in parallel to the resistors. V0 indicates a voltage of positive polarity white, V7 indicates a voltage of positive polarity black, V8 indicates a voltage of negative polarity black, and V15 indicates a voltage of negative polarity white.

Fig. 5 is a circuit diagram showing a reference voltage generator

circuit in which a switching part of the normally white liquid crystal display according to Embodiment 1 of the invention is comprised of a transistor.

Referring to Fig. 5, the circuit is comprised of resistors
5 connected in series, and resistance values of the resistors are changed by switching elements connected in series or in parallel to the resistors. V0 indicates a voltage of positive polarity black, V7 indicates a voltage of positive polarity white, V8 indicates a voltage of negative polarity white, and V15 indicates a voltage of negative
10 polarity black.

Fig. 6 is a diagram showing a circuit for generating an output valid signal of a selection line signal output IC of the liquid crystal display according to Embodiment 1 of the invention.

Referring to Fig. 6, the selection line clock signal 500 and
15 a reset signal are inputted to a counter 600, and an output of the counter 600 and the reset signal are inputted to a shift register 601. An output of the shift register 601 and the black voltage selection signal 404 are inputted to plural XOR gates 602 corresponding to the selection line control signals 502, 503 and 504, and the selection
20 line control signals 502, 503 and 504 are outputted from the respective XOR gates 602.

Fig. 7 is a graphic diagram showing display effect of the liquid crystal display according to Embodiment 1 of the invention.

Fig. 8 is a timing chart showing a case where the display is
25 switched from black display to image display or from image display to black display during data loading period of the liquid crystal display according to Embodiment 1 of the invention.

Fig. 9 is a timing chart showing a case where delay in
transmission of the selection line signal of the liquid crystal display
30 according to Embodiment 1 of the invention is taken into consideration.

The reference voltage generator circuit 301, which switches a voltage to the image display voltage or to the black display voltage in accordance with the black voltage selection signal 404, is easily manufactured with the circuit as shown in Fig. 3 or Fig. 4. The
5 switching part of the reference voltage generator circuit 301 can be manufactured at a reasonable cost with, for example, a P-channel and N-channel small signal transistor as shown in Fig. 5.

By changing the reference voltages in such a manner as described above, whatever data is inputted to the signal line drive ICs 200,
10 the signal line drive ICs 200 can output black write voltages. Consequently any large-scale circuit arrangement for carrying out special signal processing of the image data signals for black write is not required.

Furthermore, by appropriately selecting a resistance value
15 of the connected resistors, the black write voltage applied to the liquid crystal is easily set to a voltage different from the black voltage of a normal image write voltage.

It is possible to arrange the reference voltage generator circuit 301 to change the reference voltage by using a semiconductor
20 device capable of generating a voltage of any arbitrary value based on an inputted signal such as digital-to-analog (D/A) converter, thereby changing the input signal. In such an arrangement, the circuit arrangement becomes more complicated than the foregoing ones.

Now, the timing chart in Fig. 2 is hereinafter explained.

25 Fig. 2 shows a timing chart of a signal in the case where $nV = 768$ and $nG = 256$, i.e., in the case where three selection line signal output ICs are arranged. It is supposed that each selection line 101 is turned on when the selection line clock signal 500 rises and, at this stage, the selection line 101 selected in the previous
30 stage is turned off. It is also supposed that each selection line

101 is turned on when the selection line control signals 502, 503, or 504 inputted to the selection line signal output IC 202, 203, or 204, to which the mentioned selection line is connected, is at a low level and is turned off when the selection line control signal is at a high level. It is further supposed that the signal line drive ICs 200 start to output when the output latch pulse 402 falls and continues to output while the output latch pulse 402 being at a low level. It is furthermore supposed that the reference voltage generator circuit 301 outputs a black display voltage when the black voltage selection signal 404 is at a high level and outputs an image display voltage when the black voltage selection signal 404 is at a low level.

In this Embodiment 1, after the image data 400 are loaded in the signal line drive ICs 200, the black voltage selection signal 404 is switched to a high level and the output latch pulse 402 is to a low level. As a result, it becomes possible to output the black write voltage from the signal line drive ICs 200.

By switching the black voltage selection signal 404 to a low level and the output latch pulse 402 to a low level again before data of the next line comes, the signal line drive ICs 200 can output an imagewrite voltage. In other words, as shown in Fig. 2, the voltage is switched from the image display voltage to the black display voltage or from the black display voltage to the image display voltage during horizontal blanking period. During this horizontal blanking period, no image data 400 are loaded in the signal line drive ICs 200.

Subsequently to a data write pulse, a black write pulse is outputted to the selection line start pulse 501 on and after nG (256 in this example) selection line clocks 500. The black write pulse is outputted after n lines in this example.

Referring now to Fig. 6, a signal, which is switched to a low

level when an image write voltage is selected for the data line 102 and to a high level when a black write voltage is selected, i.e., the black voltage selection signal 404 in this example, is inputted to only those among the selection line signal output ICs 202, 203
5 and 204 during a period $nGTH$ from input of the selection line start pulse to a time obtained by multiplying an output number nG of the selection line signal output IC by a selection line clock period TH . Any inverted signal of the mentioned signal is inputted to the rest of the selection line signal output ICs being out of this period
10 $nGTH$. The selection line control signals 502, 503, and 504 are formed in the mentioned manner.

The selection line control signals 502, 503 and 504 can be easily achieved by, for example, connecting each of the selection line control signal 502, 503 and 504 to an exclusive disjunction
15 (XOR) gate output, inputting the black voltage selection signal 404 to one end of the XOR gate 602, and connecting each bit output of the shift register 601 for carrying out bit shift based on the counter 600 output to another end of the XOR gate 602 as shown in Fig. 6.

In the example shown in Fig. 6, when the reset signal is inputted,
20 the counter 600 is reset, and binary "110" is inputted to the shift register 601. At this point of time, the black voltage selection signal 404 is outputted to the selection line control signal 502, and an inverted signal of the black voltage selection signal 404 is outputted to the selection line control signals 503 and 504. When
25 the counter 600 is counted up by the selection line clock 500 and reaches a set value, a carry flag is outputted, and the value of the shift register 601 becomes binary "101". In this case, the black voltage selection signal 404 is outputted to the selection line control signal 503, and an inverted signal of the black voltage selection
30 signal 404 is outputted to the other control signals.

Thus, when the image write voltage is outputted to the data line 102, the selection line 101 of the lines where black is displayed is in a non-selective state, and only the selection line of the lines where the image write voltage is written is in a selective state.

5 On the other hand, when the selection line of the lines where black is written is in a selective state, the line where the data are written is in a non-selective state. Therefore, synchronizing the black display voltage output period and the data voltage output period with the selection line control signals 502, 503, and 504 makes it
10 possible to write the black write voltage and the image write voltage in different lines during one horizontal period.

During the period of black write after n lines from writing the image, the picture elements display the image in accordance with the data. If this period of time is too short, the contrast is lowered
15 and the image as a whole becomes dark. On the other hand, if this period of time is too long, visibility of a moving image is lowered due to the hold type. In this Embodiment 1, the period of time until the black write voltage is written after the image write voltage is written is freely adjustable within a range on and from nG th line
20 to total number of lines + vertical blanking period - nG - black write selection line start pulse period. Therefore it is possible to adjust and optimize this tradeoff. It is further also possible to arbitrarily adjust this time conforming to the display image.

Display effect according to Embodiment 1 is shown in Fig. 7.
25 As for the picture elements on the first line, display image is written on the picture elements in the beginning of one vertical period, and black image is written after n lines have passed. As for the picture elements on the n th line, display image is written on the picture elements after scanning from the first line to the $n-1$ th
30 line has passed, and black image is written after scanning of n lines.

This period from the time when the display image has been written to the time when the black image has been written is constant through all the lines, and it is possible to obtain a display that is uniform on the screen. The displayed image is sufficiently faster than the speed observed by human eye and does not flicker. Further, amount of information displayed during a certain period of time is the same as that of the inputted data.

In the timing shown in Fig. 2, the reference voltage is switched using the data output latch pulse 402. In the case of any generally known signal line drive IC 200, this data output latch pulse 402 can not apply to signal line drive IC 200 during loading the image data, and therefore it is necessary to generate this data output latch pulse 402 twice during horizontal blanking period thereby switching the voltage from the image display voltage to the black display voltage and from the black display voltage to the image display voltage.

However, in the case of a very short image signal in the horizontal blanking period, the black charging time becomes extremely short, and the voltage may be switched before the transistor of the picture elements is turned on in an extreme case. In such a case, no matter how many times black are written, there is no use in writing black.

The problem described above is solved by the method shown in Fig. 8 in which reference voltage is switched during the period when the image data is loaded into the signal line drive IC.

Specifically, in the method of Fig. 8, it is possible to switch the black voltage selection signal 404 and the selection line control signals 502, 503, and 504 to a black voltage write state and an image voltage write state at any time. Thus it is possible to arbitrarily adjust the period conforming to the charging characteristic of the

picture elements.

There may be some cases in which it is impossible to switch the reference voltage at the timing shown in Fig. 8 depending upon the constitution of the signal line drive IC. It is certain that D/A converter is normally used in the signal line drive IC, but there are various types of internal arrangements. In an internal arrangement in which the signal line output is directly connected (through internal series resistors) to the reference voltage in voltage-follower connection, the signal line output varies by changing the reference voltage. In such an arrangement, either method of Figs. 2 or 8 can achieve switching the voltage.

However, in the signal line drive IC of an arrangement, in which reference voltage is sampled and another circuit keeps the voltage, there is no connection to the reference voltage during the period when the signal line voltage is outputted after sampling the reference voltage. Therefore, variation in reference voltage is not reflected on the output, and in this case, the signal line drive IC can be operated only at the timing of Fig. 2.

In the case where there is any delay in transmission of the selection line signal between the picture elements on the same selection line, if switching simultaneously the selection line control signal and the reference voltage selection signal, the next reference voltage may be written before transmission of the selection line signal to the picture elements, resulting in undesirable influence on the display image. To overcome this problem, it is preferable that the selection line control signal is switched from a valid state to an invalid state before switching the reference voltage as shown in Fig. 9.

Referring to Fig. 9, supposing that the reference voltage generator circuit switches the voltage from the black display voltage

to the image display voltage at time T_1 and switches the voltage from the image display voltage to the black display voltage at time T_2 , it is arranged that line selected at time $(T_2 - T_1) / 2$ are turned into a non-selective state at a time later than $(T_2 - T_1) / 2$ and
5 earlier than T_2 .

In the actual circuit arrangement, the black voltage selection signal that has passed through a delay circuit and the selection line control signal that has not passed through the delay circuit yet are used as the signals inputted to the reference voltage generator
10 circuit.

In the case where the black voltage write period is short and the picture elements are not sufficiently charged, it is possible to change the picture element voltage to a value sufficient for black display by inputting several selection line start pulses for black
15 write and writing the black voltage several times. However, in the case where the picture elements on the same line in every selection line are different in terms of applied voltage polarities, it is preferable that the start pulse is inputted to every other selection line. In this case, if the selection lines in which black is going
20 to be written are made valid before switching the reference voltage to black, the image display voltage is once written when black is written on and after the second time during one frame period. If this brings an influence to the display such as lack in uniformity on the screen, the timing for making valid the selection line valid
25 signal for writing black is adjusted to be delayed, thereby the problem being overcome.

In this Embodiment 1, it is easy to make different the black voltage for the image display voltage and the black display voltage from each other. Accordingly it is possible to adjust these voltages
30 so as to attain any target picture element voltage upon one charging

time. For example, it is preferable to set an absolute value for the voltage applied to the liquid crystal to be high, in the case of normally white type liquid crystal display, while setting an absolute value to be low in the case of a normally black type liquid crystal display.

At the time of writing the black write voltage and the image write voltage, if period for the writing is short and it is not possible to attain a target voltage of the selection line, the voltage in selective state is made sufficiently high for achieving the target value within such period, thereby such a problem being overcome.

According to Embodiment 1, it is possible to establish black display on the display image for a certain period of time with a simple circuit arrangement utilizing any known signal line drive IC and selection line signal output IC. As a result, it is possible to achieve an image of high screen uniformity.

Embodiment 2.

To improve low moving image quality due to the hold type, there is a method in which black display and image display are performed alternately for each frame. However, when a black image is simply inserted at a vertical period of 60Hz, the black image is recognized as outstanding flicker. This is because the integrated screen brightness repeats brightness and darkness at 30Hz that is half of 60Hz. This problem of flicker is solved by performing interlace drive where black is displayed on every other horizontal line or by displaying black and image for every vertically or horizontally neighboring picture elements. Consequently, if the same image signals are inputted, the laminated screen brightness is the same for each frame, and flickers are not recognized.

In the foregoing Embodiment 1, as to a certain picture element,

image and black are both displayed in one frame, and therefore it is certain that fewer flickers are recognized and amount of information displayed during a certain period of time becomes double as compared with this system. But, recent years the liquid crystal display has
5 advanced higher in terms of resolution, and in the case of driving a (UXGA) display having 1600×1200 picture elements at a vertical frequency of 60Hz, one horizontal period is so short as to be approximately $13.3\mu s$, and quite a very short time is permitted to write the image in the picture elements of the liquid crystal display.
10 In addition, in the method described in the foregoing Embodiment 1, the image write time is shorter than one horizontal period, and therefore it is more realistic to display black for each frame in the case of a high-resolution liquid crystal display.

Fig. 10 is a schematic diagram for explaining interlace-drive
15 of a generally known liquid crystal display.

Fig. 11 is a circuit diagram showing a reference voltage generator circuit of a normally black liquid crystal display according to this Embodiment 2 of the invention.

Referring to Fig. 11, the circuit is comprised of resistors
20 connected in series, and resistance value thereof is changed by switching elements connected in series or in parallel to the resistors. V0 generates a voltage of positive polarity white, V7 generates a voltage of positive polarity black, V8 generates a voltage of negative polarity black, and V15 generates a voltage of negative polarity
25 white.

Fig. 12 is a timing chart of each signal of the liquid crystal display according to Embodiment 2 of the invention.

For the purpose of easy understanding, a case of interlace drive where black is displayed on every other horizontal line is
30 hereinafter described.

Fig. 10 shows schematically an image displayed in the case where interlace drive is performed, and in which black indicates the lines where black is displayed and white indicates the lines where the image is displayed. In the case of a liquid crystal display of a driving system in which polarity of the voltage applied to the liquid crystal is changed every other horizontal line, this drive is applicable by changing the reference voltage in the same manner as in the foregoing Embodiment 1.

In the circuit arrangement of the reference voltage generator circuit of Fig. 11, connected switches are turned on and off in accordance with black voltage polarity selection signal 405. For example, if the switches are opened and closed as shown in the drawing, all the reference voltages of negative polarity are changed to black display voltages, and reference voltages of positive polarity are changed to image display voltages (a second reference voltage generation mode). If the switches are opened and closed in counter-logic, all the reference voltages of positive polarity are changed to black display voltages, and reference voltages of negative polarity are changed to image display voltages (first reference voltage generation mode).

Supposing that each of the switches is opened or closed as shown in the drawing, if the polarities of the applied voltages of the horizontal lines of odd frames are positive, negative, positive, negative, . . . in order from the top, the reference voltages of negative polarity are all fixed to black display voltages whatever data are inputted to the data line drive IC. As a result, even-numbered lines are changed to black display. In the case where the polarities of the applied voltages of the horizontal lines in the next frame are negative, positive, negative, positive, . . . in order from the top, odd-numbered lines are automatically changed to black display.

These switches are easily manufactured by separately preparing switching elements such as small signal transistors, voltages for displaying positive polarity black and negative polarity black and by switching the voltages using analog switches or the like in the same manner as in the foregoing Embodiment 1. It is also preferable to employ D/A converter likewise in the foregoing Embodiment 1.

In the state described above, the voltage applied to the liquid crystal repeats alternately positive polarity data and negative polarity black, and therefore dc voltage components are continuously applied to the liquid crystal, deteriorating the liquid crystal. To overcome this problem, as shown in Fig. 12, by switching the black voltage polarity selection signal and picture element voltage polarity selection signal for selecting the voltage to be applied to the picture elements every two frames, for example, positive polarity data, negative polarity black, negative polarity data and positive polarity black are repeated, thereby being possible to uniformly cancel the dc voltage components.

It is also preferable to change the mentioned order or switches the black voltage polarity selection signal for every horizontal line on condition that the dc voltage components are uniformly cancelled.

It is possible to use this system as it is even in the case where any signal line drive IC of a driving system, in which every adjacent picture element in a horizontal line are of different polarities, is used. In this case, black display and image display are performed alternately for every adjacent picture elements, and therefore it is possible to obtain a display capable of being visualized more finely than that in accordance with the mentioned interlace drive.

According to Embodiment 2, it is possible to establish black

display on the display image for a certain period of time with a simple circuit arrangement even in the case of interlace drive. As a result, it is possible to achieve an image of high screen uniformity.